The structure of memory modules with built-in means of self-testing and recovery in case of multiple failures is proposed, which will allow replacing the data bits of the main array of memory cells in which failures occurred with data coming from the outputs of the spare array of memory cells. Automatic reconfiguration of the structure of memory modules upon detection of failures is provided by the proposed hardware and software.